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Abstract 
Security services have become an inseparable feature of almost all digital transactions. A crucial module of these scheme 
isintegrity, which is performed using a cryptographic hash function. Secure Hash Algorithm can be an efficient hashing 
technique.SHA-3 is the most recent and efficient Secure Hash Algorithm. Keccak has been chosen as the official algorithm for 
SHA-3 in2012. In this paper we propose a modification on the design of Secure Hash Algorithm (SHA-3) on Xilinx Field 
ProgrammableGate Array (FPGA) device. In order to provide reliable architecture for this algorithm, a concurrent error tolerant 
scheme forSHA-3 is used. A system based on the combination of SHA-3 and error tolerant scheme is also described. Simulation 
resultsshows, an efficiency in area and delay of SHA-3 designs. 
© 2016 The Authors. Published by Elsevier Ltd. 
Peer-review under responsibility of the organizing committee of ICETEST – 2015. 
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1. Introduction 
SHA-3 is an important cryptographic algorithm for employing information security and to assure data integrity in 
digital transactions. Recent secure hash algorithms including MD5, RIPEMD,SHA-0, SHA-1 and SHA-2 were 
found susceptible to attacks. As changing single bit in the input message can change about half of the output bits 
(called as avalanche effect), digital circuits are vulnerable to natural faults and this is the case for the hardware 
implementations of SHA-3. For selecting new cryptographic secure algorithm National Institute of Standards and 
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Technology (NIST) in 2007 initiated a new secure hash algorithm(SHA-3). Keccak algorithm was derived as a 
winner in 2012 thorough three rounds of assessment [1]. FPGA can be an ideal platform for the implementation of 
cryptographic algorithms. Modern FPGAs are equipped with resources such as BRAMs and Digital Signal 
Processing (DSP) blocks in addition to LUTs and CLBs. These additions give assistance to more efficient 
implementations [4]. The main challenge towards implementing such algorithms is the design with most suitable 
available resources keeping a balance between area and throughput constraints. Inclusion of error detection and 
correction schemes will result in more efficiency to the system [9]. 
A hash value is a result of a calculation (hash algorithm) that can be performed on a string of text, electronic file or 
entire hard drives contents. The result is also referred to as a checksum, hash code or hashes. Hash values are used to 
identify and filter duplicate files (email, attachments) from a source or verify that a forensic image was captured 
successfully. Each hashing algorithm uses a specific number of bytes to store a thumbprint of the contents. Hash 
values are a reliable, fast, and a secure way to compare the contents of individual files and media [2]. 
The Secure Hash Algorithm is a family of cryptographic hash functions published by the National Institute 
ofStandards and Technology (NIST). There are four SHA generation available. SHA-0, SHA-1, SHA-2, SHA-3 are 
the generations. SHA-0 is a hash function issued by NIST in 1993. It repeatedly apply a compression function. 
SHA-0 input is an arbitrary length message M, and SHA-0 output is 160bit data F(N). If the length of the input 
message is not a multiple of 512 bits. The padding process is N=(N1//N2//…//Nn). These divides messages are input 
to the compression function [8]. f1=compress(N1,IV), f2=compress(N2,f1)...etc. Compression function can be 
through different procedures. In CRYPTO 98, researchers, FlorentChabaud and Antoine Joux, presented an attack 
on SHA-0, collisions were found with complexity 261. 
 
 
Fig. 1. Keccak Algorithm 
 
 
SHA-1 is the advanced version of SHA-0. Using SHA-1, a message which is no longer 264 than bit can be generated 
a 160 bit message abstract. Message abstract is much shorter than the message itself, so the time required to generate 
a digital signature is less. The important point with this digital signature generation is that the message abstract has 
the same security as generate by message. If a message no longer than 264 bit, it needs to be zero padded, to make 
the message become a 264 bit. And if a message longer than 264 bit, it need to be divided into several groups. Every 
group contains 264 bit. Then the message groups will be converted into message abstract groups by SHA algorithm 
[5]. SHA-1 is most widely used SHA generation. SHA-1 has advantages like, longer hash values than MD-5, more 
collision resistant than SHA-0, widespread use etc. In 2005, Rijmen and Oswald published an attack on a reduced 
version of SHA-1. They found collisions with a computational effort of fewer than 280 operations. 
Because of the weakness of SHA-1 NIST started developing SHA-2 from 2005 onwards. SHA-2 launched in2010. It 
has higher level of security than SHA-1. It comprises four algorithms, namely, SHA-224, SHA-256, SHA-384, and 
SHA-512. Moreover, the data path width in bits of these functions is denoted with D; D is equal to 32 bits for 
SHA224/256 and to 64 bits for SHA384/512 [6]. These algorithms are one-way hash functions able to process 
messages of up to 264 bits for SHA224/256 and 2128 bits for SHA384/512. The output of the algorithms is a 
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message digest, which varies in size depending on the algorithm used. For instance, SHA-224 produces a 224-bit 
message digest, SHA-256 produces a 256-bit message digest, and so on. There is no successful attacks are available 
with SHA- 2. But there are security concerns regarding SHA-2 also there are some older applications and operating 
systems that do not support it. NIST in 2007 initiated a new secure hash algorithm (SHA-3). Remaining of the paper 
is organized as Keccak, Proposed schemes, Simulation results and analysis and conclusion.  
2. Keccak 
To increase the security performance of hash functions, NIST initiated the selection process for choosing a new 
secure cryptographic hash algorithm. SHA-3 was evolved as the winner to provide confidentiality to various security 
constrained applications such as generation of digital signatures and message authentication codes [10]. The 
algorithm for Keccak system is as follows [7]. 
 
Step 1. Theta function comprises of three equations that involves simple XOR and bit wise cyclic shift operations. 
 
C[X] = XOR(A[X, 0], A[X,1], A[X, 2], A[X, 3], A[X, 4]) 0 ≤ X ≤ 4  -(1). 
 
Step 2: First circular shift to left is activated on the five output lanes. After this process that last lane becomes first 
and second last lane becomes last lane. Then circular shift to right is applied the lanes so that first lane becomes the 
last and second lane becomes the first lane. Now a left circular shift is applied on each lane in order to change the 
positions of the bits within each lane [7]. 
 
D[X] = ROT (C[X - 1] , C[X + 1, 1]),  0 ≤ X ≤ 4  -(2). 
 
 Step 3:  The input state matrix and output lanes obtained from(1)(2) are applied an XOR operation. 
 
A[X,Y] ′= XOR (A[X, Y], D[X]),  0 ≤ X; Y ≤ 4 - (3). 
 
Step 3: Rho (ρ) and Pi (Π) can be expressed jointly that compute an auxiliary 5 × 5 array B from the state array A. 
The operation of Rho and Pi , perform circular rotation on 
it by the fixed number of values depending upon the X and Y co-ordinates, taking lanes of the state array A taking 
25 at a time. 
  
r[X, Y].B[Y, 2X + 3Y] = ROT(A[X, Y], r[X, Y]), 0 ≤ X; Y ≤4 -(4). 
 
Step 4: The rotated lanes are placed at a new location in array B. This is referred as Pi step. The indices are taken 
modulo 5. 
 
Step 5: The lanes are operated with function Chi (χ). Hence words with 64-bits manipulate the B array obtained in 
the previous Rho and Pi step and replace the result in the state array A. The Chi (χ) step takes the lane at location 
[X,Y] and XOR it with the logical AND of the lane at address location of [X+1,Y] and takes the complement at 
location [X+2,Y]. The function Chi (χ) could be depicted as below. 
 
A[X, Y] = B[X, Y] ((NOT B[X + 1, Y]) AND B[X + 2, Y]), 0 ≤ X, Y ≤ 4 - (5). 
 
The Iota step is the simplest step of Keccak algorithm. It just performs the XOR operation of predefined 64-
bitconstant RC given with the lane at location [0,0] of the new state matrix A. 
 
A[0, 0] = XOR (A[0,0], RC) -(6). 
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3. Proposed Schemes 
SHA-3 can be implemented in multiple ways. Here we have chosen two different ways to implement SHA-3 coding 
they are, Step by Step algorithm and Algorithm using MUX.The basic operation of the Keccak structure remains 
thesame, whereas additional modification can be done in the structure. 
 
 
3.1. Step by Step algorithm 
This can be termed as the conventional way of implementing Keccak algorithm. Where the round of 
Keccakalgorithm is fixed to 24. Hence it is necessary that the Keccak’s five steps should be repeated 24 times. First 
the fivesteps of Keccak is executed, then it is considered as state 1. Then similar to the first state next 23 steps 
follows. Herethe coding style is also arranged in such a way that suit the operation of the algorithm. From Figure 2 
the operationcan be explained simply. All the 24 steps are executed one after another in a serial manner. Only the 
completion ofone step will provide the input to the next step. These process continues through next 23 steps. At the 
output of 24step SHA-3 code is obtained. Then rest of the processing is based on this coded output. This can be 
considered as conventional way of implementing the Keccak algorithm, since all the steps are repeated one after 
another. The roundof SHA-3 is obtained from the equation, state width=25 ×2l. Round= 12 + 2 ×l. Here the value of 
l = 6. Henceround= 24 [11]. 
 
 
 
 
Fig. 2. (a) Step by Step algorithm; (b) Algorithm using MUX. 
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3.2. Algorithm using Mux 
As the name suggests an additional mux is employed in the circuit. It is shown in Figure 2. As from the figure 2 
itself we could observe that only two blocks of Keccak structure is employed. Rest of the 22 blocks compared to 
theprevious algorithm has been eliminated. Only addition is the inclusion of the mux. First input is given to the 
Keccakblock 1. Then it is being selected to perform the next 23 stages of operations through mux selection. Then 
rest of theoperation is performed in the loop as shown in the figure itself. Here the area of operation is reduced 
significantlycompared to the step by step algorithm. This can be an area efficient system. 
4. Simulation results and Analysis 
Here the verilog language is used for coding and the software employed is xilinx 14.1. Spartan-6 family fpga is used 
for synthesis and implementation process. Spartan-6 LX FPGAs are optimized for applications that require the 
absolute lowest cost. Full implementation of the system can be done with higher end FPGA boards like vertex. In 
algorithm using mux the results indicates a significant reduction in area compared to the more conventional step by 
step algorithm. Area reduction is because of the deployment of the mux structure. 24 blocks are replace by 2 blocks 
of keccak structure. Only addition the mux. Hence the readings show reduction in the number of flip flops pairs, 
number of slice luts and number of slice registers etc.  
There is significant reduction in number of blocks employed that is number of components reduced to substantial 
levels compared to the conventional way of employing the SHA-3 structure. Delay of step by step algorithm is very 
less compared to the other algorithm which employs mux. We have reduced maximum number of loops in step by 
step algorithm. Compared to algorithm using mux, step algorithm consumes very less time to produce output. Direct 
assignment of individual elements is done in this step by step algorithm. Hence time consumption will be decreased 
to certain extends. SHA-3 system output is shown infigure 4. The code obtained after reception from the input of the 
transmitter and the code produced at the receiver are shown in separately in the Figure 4. 
 
 
Fig. 3. (a) Area comparison; (b) Delay comparison. 
Table 1. Area comparison 
 Algorithm using Mux Step by Step algorithm 
Number of Slice registers 4070 82138 
Number of Slice LUT 49644 141518 
Number of LUT-FF pairs 3891 58970 
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At the receiver side, If both the codes are same the data is accepted. If the codes were di_erent then we 
shoulddiscard the data. As a system, inclusion of crc will correct any one bit error which has occurred in the code 
length [13]. But the overhead in area and and the time requirement should be considered when including this 
additional blocks into the system. It took 2515μs for getting the output of the system. Even we had selected minimal 
hardware which support the crc error correction the area overhead was finally came to some questionable levels. 
More compact error correcting mechanism is possible in future works [12]. 
Table 2. Delay comparison 
 Algorithm using Mux Step by Step algorithm 
Delay(μ) 325.5            
 
76.8 
   
   
5.Conclusion 
Successfully employed two styles of SHA-3 on FPGA environment. Where each style having its own advantage. 
The step by step algorithm having a delay advantage. The algorithm which employ mux have a significant area 
reduction compared to the other. According the requirement we could select the algorithm. The system using SHA-3 
is having advantage of error correction, at the same time having a delay overhead. A more concurrent error tolerant 
scheme with compact hardware with the SHA-3 is possible with the future works. 
Fig. 4. SHA system receiver 
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